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1 Abstract  
Parallelization has been used to maintain a reasonable balance between energy consumption and 
performance in computing platforms especially in modern multi- and many-core systems. This paper 
studies the interplay between performance and energy, and their relationships with parallelization 
scaling in the context of the reliable operating region, focusing on the effectiveness of parallelization 
scaling in throughput-power tradeoffs. Theoretical and experimental explorations show that a 
meaningful cross-platform analysis of this interplay can be achieved using the proposed method of bi-
normalization of the ROR. The concept of this interplay is captured in an online tool for finding optimal 
operating points.  
2 Introduction  
In digital CMOS circuits, a higher supply voltage (called 𝑉  henceforth) usually permits a higher 
operating (clock) frequency for capacitive load-balancing, and hence a higher throughput, given the 
same hardware platform. The scheme of dynamic voltage and frequency scaling (DVFS) scales 𝑉 and 
clock frequency (henceforth called 𝐹) together in order to obtain the best throughput under a given 
power budget or to save power for a given throughput requirement [1]. 
It is possible to increase system throughput for a given power limit, or to reduce power whilst 
maintaining throughput, by combining DVFS with parallelization or scaling to multiple computation 
units if the computation can be parallelized [2]. A major challenge for the precise analysis of the 
effectiveness of using parallelization for these goals is to determine the parallelizability of any 
particular execution, which is related to complex issues such as software and hardware architecture 
details and must be modelled on a per-execution basis [3]. Another challenge is that quantitative 
studies of power and/or throughput improvements for any DVFS decision need complicated execution-
dependent models [4]. 
This paper explores the interplay between DVFS and parallelization scalability with respect to 
performance and power. The interplay is captured using the concept of a reliable operating region 
(ROR), which can be established from the knowledge of system reliability through experiments or 
simulations. The ROR therefore provides containment for platform and application specifics, hence 
helping to make the further analysis steps generic.  
The focus of this paper is the effectiveness of parallelization scaling, the latter denoted as 𝜂.  
The ROR-based method can explore 𝜂  across the entire voltage range of a platform, from sub-
threshold to super-threshold regions. The explorations and models presented in this paper confirm 
and explain the general view that combined DVFS and parallelization scaling produces the best 
advantage when 𝑉  is scaled down to near-threshold voltages. This is known as near-threshold 
computing (NTC) [5]. Current commercial platforms tend to avoid this region, however, as shown later 
in the paper.  
This paper highlights the following topics: 
 The concept of the ROR. 
 The study of the inter-relationship of voltage, throughput, power and reliability in the context 
of multi-core scaling. 
 Bi-normalizing the ROR, which facilitates certain cross-platform and cross-application 
comparisons. The investigation is based on experimental data and mathematical models. 
 Addressing both execution-independent analysis and complex system/workload combinations. 
 A Web-based DVFS/parallelization scaling exploration tool as a technical solution for finding 
optimal operating points. The tool also has pedagogical applications in an academic teaching 
and research environment.  
By addressing these topics, this paper sheds fundamental insight into the permissible points of 
operation under various system design/implementation constraints. It should be noted that the 
models derived in this paper are not intended for use in absolute value predictions, but aimed at 
exploring performance, energy, reliability (PER) and scalability relationships through 𝜂. 
 
3 The reliable operating region  
Operational reliability depends on the system platform including various hardware-related design-time 
and runtime decisions as well as applications and their requirements. Different metrics can be used to 
describe the degree of reliability. The proposed method is agnostic to the exact type of reliability 
metric as long as it facilitates a fair comparison. A popular reliability metric for cross-comparing 
different systems and applications is mean time between failures (MTBF), which assumes that ‘failure’ 
can be fairly defined in each comparison. For instance, failure can be defined as losing accuracy, and 
accuracy metrics such as Signal-to-noise ratio (SNR), widely used in information engineering fields, can 
be much easier to measure in experiments but are application-specific. This paper does not attempt 
to study the relationships between different reliability metrics, but assumes that for any problem being 
studied, a metric or set of metrics can be agreed on. SNR is used in this paper as an example to 
demonstrate the execution-independent comparison of 𝜂 applied to execution-dependent data (like 
SNR), as described in Section 5. Furthermore, this paper focuses on the effects of voltage, frequency 
and parallelization scaling, and does not address the dependency of reliability on other (e.g. 
microarchitecture and application) design-time and run-time decisions. For any given application 
design and microarchitecture choice, the proposed models and techniques apply on voltage, frequency 
and parallelization scaling decisions. 
To achieve any particular value of any reliability metric, a system must operate within voltage and 
frequency constraints. For instance, reducing 𝑉 may cause an increase in soft error rate (SER) [6]. 
Conversely, increasing 𝑉 causes an increase of temperature, accelerates aging and the probability of 
breakdowns [7]. This leads to 
 𝑉min  ≤  𝑉 ≤  𝑉max   ( 1 ) 
An execution may require more than a certain level of throughput 𝜃 to be meaningful [8]. This leads 
to 
  𝜃 ≥  𝜃min ( 2 ) 
The problem of fault tolerance can be addressed by requiring computational redundancy. This is 
reflected in an increased aggregated 𝜃min . The tradeoff between spatial redundancy and time 
redundancy can then be captured in the parallelization scaling described in Section 4.  
The amount of available power 𝑃max limits the behaviour of the system [2] [9].  
If hardware is run with a clock too fast for its 𝑉, computations may not complete in time, leading to 
reductions of any reasonable reliability metric. With aging, to maintain the same 𝜃, 𝑉 needs to be 
increased [10].  
We explore the concept of the ROR in the context of a throughput-voltage (𝜃-𝑉) space. The ROR for a 
platform within the 𝜃-𝑉 space is bounded by constraints on power, timing reliability and 𝜃min, 𝑉min 
and 𝑉max boundaries, as illustrated in Figure 1. 
The ROR boundaries are therefore directly related to physical causes of all types of reliability 
attributable to computation. It should be possible to express any reasonable reliability metric with 
these boundaries.  
This method caters for both execution-dependent RORs, which are more precise but require higher 
effort to obtain, and conservative RORs as shown in Figure 1. Commercial systems typically provide 
RORs in the form of pre-defined sets of conservative DVFS points. This allows for execution-
independent studies.  
 
 Figure 1 On the left, the ROR is bounded by the high and low voltage limits (A and B), the throughput requirement 
line (C), the timing (clock) reliability limit or TRL (E) and the power limit (D). The TRL is usually obtained through 
experiments or specified by the vendor of a platform. The other boundaries have known formulae. An exact ROR 
is application-dependent and provides for the most efficient operation. Shrinking the ROR in the directions of 
the arrows will eventually provide conservative and application-independent operating points. On the right is 
power and reliability data collected from a Xilinx Zynq ZC702 FPGA device running an image processing 
application. It shows the ROR of a real platform and application with SNR as the accuracy metric, assuming a 
reliability metric related to accuracy. Various reliability factors affect these boundaries. A more stringent SER 
requirement pushes A to the right (𝑉 needs to be increased to reduce SER). Aging causes the TRL (E) to drop as 
a higher 𝑉 is required to maintain the same 𝜃 after aging. However, a higher 𝑉 accelerates aging, hence a more 
stringent aging speed requirement pushes B to the left, reducing how much 𝑉  can be raised. In general, 
whichever reliability metric is used, a more stringent requirement shrinks the RoR and a more relaxed 
requirement expands it. For instance, if the SNR requirement is relaxed in the right-hand picture, the ROR is 
enlarged upwards.  
4 Exploring parallelization scaling   
In the previous section it was shown that among the boundaries, only TRL and 𝑃max boundaries are 
dependent on both 𝜃 and 𝑉. Hence only these boundaries affect parallelization scaling, as explained 
in this section.   
4.1 Switching power considerations  
Switching (dynamic) power is related to frequency 𝐹 and voltage 𝑉 in the following manner [2]:  
 𝑃 =  𝐴𝐹𝑉2 ( 3 ) 
where 𝐴 is a coefficient influenced by hardware area and switching activity , 𝑃 is the power and 𝐹 is 
the switching frequency. 
Computational throughput 𝜃 is usually expressed in instructions per second (IPS), which is related to  
𝐹 through instructions per clock cycle (IPC or 𝑢), i.e. 𝜃 = 𝑢𝐹. Assuming that a certain computation 
execution has a constant average IPC, constant 𝑃max  curves can then be plotted in the 𝜃-𝑉 space, 
following equation D in Figure 1, as shown on the left of Figure 2.  
Next, we explore the issue of parallelization scaling, initially with an assumption of ideal scaling with 
𝜃𝑘  =  𝑘𝜃. Non-ideal parallelization scaling will be discussed later. Under ideal scaling with a scaling 
factor of 𝑘 (scaling a computation to 𝑘 computation units, henceforth called 𝑘–scaling), 𝐴 is scaled in 
the same way, i.e.   
 𝐴𝑘  =  𝑘𝐴 ( 4 ) 
where 𝐴𝑘 is the 𝐴 coefficient of the hardware after 𝑘-scaling.  
If the power budget does not change after 𝑘-scaling, for each computation unit in a scaled set-up, 
equation ( 3 ) becomes  
 
𝑃 =
𝐴𝐹𝑉2
𝑘
 
( 5 ) 
as 𝑘 cores share the power budget.  
The per-core power reduction by a factor of 𝑘 usually reduces a unit’s maximum throughput by less 
than 𝑘. This reduced maximum throughput multiplied across 𝑘 units provides a net increase of usable 
throughput (Figure 2), which motivates combining DVFS with parallelization.  
In this section we use 𝑃, 𝐹 and 𝑉 data collected from an asynchronous SRAM controller [11] as an 
example of determining the ROR from experimental data. Considering just switching power is valid 
only in the 𝑉 range where the switching power dominates. This is found to be 0.6V ≤  𝑉 ≤  1.2V, 
where the experimental data shows 𝐴 to be near-constant. 
The SRAM controller is self-timed and hence always runs at the highest speed which maintains 100% 
reliability when operating within the aforementioned voltage range. It also has two computational 
actions, read and write, and each has a constant IPC. This results in the timing reliability limit (TRL) 
curves on the right of Figure 2. Although only a memory controller and not a full processor core, it is a 
CMOS combinatorial logic block and we can explore core scaling with its curves without losing 
generality. Similar TRLs have been observed from experimental data on a large number of 
combinatorial logic computation units including full cores running standard benchmarks [12]. The ROR 
(here without considering 𝑉max, 𝑉min and 𝜃min) is reduced when the power limit is lowered. 
 
 Figure 2 On the left, perfect scaling to theoretical switching power limit. On the right, real measured data from 
an asynchronous SRAM controller illustrating parallelization scaling and power limits. Under the same power 
consumed by a single core at nominal 𝑉 (1.2V) and max 𝜃 (234MIPS – millions of instructions per second), the 
system is explored with more cores. With four cores, each core shares ¼ of the power budget, corresponding to 
0.8V and 𝜃 = 129MIPS. All four cores at 0.8V gives 𝜃 = 516MIPS. With 16 cores, the system works at around 
0.6V and achieves 𝜃 = 1GIPS . Other factors being equal, 𝑘 -scaling enlarges the ROR upwards in when 
considering only switching power. 
4.2 Additional power consumption considerations 
Below about 0.6V in the above example, equation ( 3 ) no longer approximates the total power as 
leakage power becomes significant.  
Instead of using the complex power equations taking leakage power into account, observed power 
from experiments can be used to draw the constant power curves.  
To determine the shape of the power boundary for any 𝑃max , given ( 5 ), for each point 𝑖 where 
experimental power data exists, we calculate the maximum scaling factor 𝑘𝑖 based on   
 
𝑘𝑖 =
𝑃max
𝑃𝑖
 
( 6 ) 
where 𝑃𝑖 is the experimental single-core power observed at data point 𝑖.  
Plotting 𝜃 =  𝑘𝑖𝜃𝑖  produces the constant power curve 𝑃 = 𝑃max  in the 𝜃 -𝑉  space. The 𝑃 = 𝑃max 
curves for the asynchronous SRAM controller are also shown in Figure 2. Similar constant power curve 
shapes have also been observed from other platforms [12].  
The benefit of scaling is reduced when leakage power becomes important. Scaling with a factor of four 
from 0.6V leads to just above 0.4V with a throughput increase of roughly ⅓. Scaling further may reduce 
𝜃max.   
When 𝑃max  is increased, scopes for scaling further are enhanced. The 𝑘 =  16  TRL intersects the 
¼𝑃max boundary at a lower 𝑉 (worse scaling) than where it intersects the 𝑃max boundary.  
In general, a system design may be limited by power limit 𝑃max and hardware availability limit 𝑘max. 
𝑘-scaling characteristics based on the ROR in the form of Figure 2 help the designer find the best 
matching 𝑃 for a given 𝑘max and the best matching 𝑘 for a given 𝑃max.   
In the next section we first concentrate only on switching power.  
5 The influence of the TRL on throughput and power  
5.1 The bi-normalized ROR 
Whilst the qualitative shape of constant power curves is dictated by CMOS fundamentals, the TRLs are 
the results of platform design decisions and their shapes may influence the tradeoffs between 
throughput, power and reliability in the context of parallelization scaling.  
Assuming 𝑘-scaling, we consider the general case where 𝑘 is a real number.  
Let 
 𝑉𝑘 =  𝛼𝑉𝑉,  𝐹𝑘  =  𝛼𝐹𝐹   ( 7 ) 
where 𝑉𝑘 and 𝐹𝑘 are the 𝑘-scaled voltage and frequency. 
𝛼𝑉 and 𝛼𝐹 are the voltage and frequency scaling ratios. The unscaled switching power and throughput 
are respectively 
 𝑃 = 𝐴𝐹𝑉2,  𝜃 = 𝑢𝐹   ( 8 ) 
Assuming ideal scaling, the 𝑘-scaled power and throughput are 
 𝑃𝑘  =  𝑘𝐴𝛼𝐹𝐹𝛼𝑉
2𝑉2 = 𝛼𝑃𝑃,  𝜃𝑘  =  𝑘𝛼𝐹𝑢𝐹 = 𝛼𝜃𝑢𝐹  ( 9 ) 
The scaling point 〈𝑉𝑘, 𝐹𝑘〉 must fall within the ROR. Also, the scaling factor 𝑘 must not exceed the 
platform’s limit (the number of computation units) 𝑘max. 𝛼𝑃 is the power scaling ratio and 𝛼𝜃 is the 
throughput scaling ratio.  
Ratios allow working in a bi-normalized 𝛼𝐹-𝛼𝑉 space (Figure 3) instead of the specific 𝜃-𝑉 space of any 
platform. This leads to platform independence and better comparisons between multiple platforms 
and between different scaling regions of the same platform.  
 Figure 3 Cross-platform comparison using bi-normalized frequency/voltage space. The top-left figure shows TRLs 
in the absolute value 𝑭-𝑽 space from experimental data collected from a variety of platforms. For the FPGA, this 
is the boundary between infinite SNR and non-infinite SNR from Figure 1. This type of cross-platform comparison 
is not meaningful as the frequencies do not correspond to comparable throughput as the IPC values can differ 
and different platforms may have different 𝑉 ranges. For instance, the FPGA, NEON and A9 data, collected from 
a Xilinx Zynq ZC702 platform running an image-processing application, show that the FPGA has the highest 
throughput and the NEON also has higher throughput than the A9 [13]. However, the cross-platform comparison 
of the effectiveness of 𝑘-scaling 𝜂 (see ( 10 )) is possible in a bi-normalized 𝑭-𝑽 space. This concept is shown in 
the top-right figure, and the data is shown in the bottom-left. The bottom-right figure shows the effect of 
overclocking on scalability, using ARM big.LITTLE as an example. The non-overclocked 𝐹max for A15 is 1.8GHz, 
and the corresponding bi-normalized curve matches that of the A7. When overclocked to 2.0GHz, the A15 
produces a shallower curve indicating less power-efficiency at 𝐹max = 2.0GHz. This means better scalability when 
scaling away from this operating point than from the nominal 𝐹max of 1.8GHz. 
5.2 Frequency vs voltage in practical systems 
On the top-left of Figure 3 are 𝐹-𝑉  scaling curves obtained from the following experiments: ARM 
Cortex-A7 and A15 executing the Parsec bodytrack benchmark and square root computation, Intel 
Xeon Phi executing Splash-2’s raytrace and Xilinx Zynq FPGA performing hardware acceleration for 
image processing. These commercial systems display higher 𝑉min (much higher than their threshold 
voltages) and steeper TRLs, resulting in smaller RORs after bi-normalization, as shown in the lower-left 
of Figure 3. In this range of voltages, switching power dominates. 
For any platform, DVFS scaling along different parts of their TRLs may result in different 𝛼𝑉 and 𝛼𝐹 
values. The next section focuses on the implications of this.  
5.3 General 𝑘-scaling to reduce power and/or improve throughput 
A popular measure for system efficiency is power-normalized throughput, which is the amount of 
computation per unit of energy. The unit for such a measure is instructions per second per watt (IPS/W). 
Here, this measure is given by 𝜃/𝑃 before scaling and 𝜃𝑘/𝑃𝑘 after scaling. 
The effectiveness of DVFS/𝑘-scaling can be measured by comparing the IPS/W figures before and after 
scaling, i.e., the larger 
𝜃𝑘/𝑃𝑘
𝜃/𝑃
 is, the better. From ( 7 )–( 9 ), we can derive 
 
𝜂 =
𝜃𝑘/𝑃𝑘
𝜃/𝑃
=
(𝑘𝛼𝐹𝑢𝐹 )/(𝑘𝐴𝛼𝐹𝐹𝛼𝑉
2𝑉2)
(𝑢𝐹)/(𝐴𝐹𝑉2)
=
1
𝛼𝑉
2 
( 10 ) 
In other words, within the ROR, a smaller 𝛼V provides better IPS/W improvements when considering 
only switching power and not worrying about specific throughput or power requirements. The 
tendency would therefore be to scale voltage down as far as possible (𝛼𝑉 → min). In Figure 3, scaling 
to 𝛼𝑉2 is better than scaling to 𝛼𝑉1 in terms of improving IPS/W. Note that IPC (𝑢) is eliminated from 
the equation, allowing for further comparison across platforms. 
Different platforms may have different TRLs. It is important to investigate the influence of this 
boundary and other limits of the ROR on the effectiveness of 𝑘-scaling.  
5.4 Scaling along different TRLs to the same 𝛼𝑉 
The following discussion compares two systems scaled to the same 𝛼𝑉 – a situation shown in Figure 3 
with both platforms scaled to 𝛼𝑉1. This happens when reducing 𝛼V is constrained by 𝑉min limits. The 
platforms’ different TRLs lead to different 𝛼𝐹  values, 𝛼𝐹1 and 𝛼𝐹2. Both systems achieve the same 
IPS/W improvements given their 𝛼𝑉s are the same. 
From ( 8 ) and ( 9 ), we can find 𝑃1 and 𝑃𝑘1 for system 1 and 𝑃2 and 𝑃𝑘2 for system 2. These 𝑘-scaling 
operations result in the following power scaling ratios 
 𝛼𝑃1 =
𝑃𝑘1
𝑃1
= 𝑘1𝛼𝐹1𝛼𝑉
2, 𝛼𝑃2 =
𝑃𝑘2
𝑃2
= 𝑘2𝛼𝐹2𝛼𝑉
2 ( 11 ) 
If both systems are scaled to the same power scaling ratio – the same eventual power relative to their 
original power (i.e. a power limit as a percentage of their original power; 𝛼𝑃 = 1 for no power change) 
– then 𝛼𝑃1 = 𝛼𝑃2, leading to 
  
𝑘1
𝑘2
=
𝛼𝐹2
𝛼𝐹1
  and 𝛼𝜃1 = 𝛼𝜃2   ( 12 ) 
For both systems, because 𝛼𝑉 and 𝛼𝑃 are the same, the achievable 𝛼𝜃 is also the same. However, the 
platform with the greater 𝛼𝐹  has a smaller 𝑘. With 𝑘1 and 𝑘2 below 𝑘max, a smaller 𝑘 implies using 
fewer hardware resources. If a platform has a 𝑘 factor above 𝑘max it cannot consume its entire power 
budget before exhausting its resources. The conclusion is that, when 𝛼𝑉 is the same, the greater 𝛼𝐹 is 
the better. 
This result is confirmed by studying the A15 and A7 cores in an ARM big.LITTLE system. They both allow 
scaling the voltage down from their maximum 𝑉s with a ratio of 𝛼𝑉 ≈ 0.8. At this point, the A7 cores 
have 𝛼𝐹 ≈ 0.57 and the A15 cores have  𝛼𝐹 ≈ 0.7. With 𝑘max = 4 for both core blocks, neither is able 
to use its entire power budget but with A15 scaled to 𝑘 = 4, to get 𝛼𝑃,A15 = 𝛼𝑃,A7 we need to scale 
A7 to 𝑘 = 3.6. The interpolated experimental data shows that 
𝜃4,A15
𝜃3.6,A7
=
0.7
0.57
≈  1.25.  
5.5 Scaling along different TRLs to the same 𝛼F 
The following discussion compares two systems with different TRLs being scaled to the same frequency 
scaling ratio 𝛼F, as shown in Figure 3 with both systems scaled to 𝛼F1. In practice this is related to 
systems unable to scale below certain frequency values. In this case, 
 𝛼𝑃1 =
𝑃𝑘1
𝑃1
= 𝑘1𝛼𝐹𝛼𝑉1
2 , 𝛼𝑃2 =
𝑃𝑘2
𝑃2
= 𝑘2𝛼𝐹𝛼𝑉2
2  ( 13 ) 
When scaling to the same power scaling ratio, we have 
 𝑘1𝛼𝑉1
2 = 𝑘2𝛼𝑉2
2     ( 14 ) 
 This means that the system with the greater 𝛼𝑉 will have a smaller 𝑘. Since both systems have the 
same 𝛼𝐹, this leads to a smaller 𝛼𝜃 and smaller throughput gain (i.e. the smaller 𝛼𝑉 is, the better).   
When scaling to the same throughput scaling ratio 𝛼𝜃, we have 𝛼𝜃1 = 𝛼𝜃2. This leads to 
 𝑘1𝛼𝐹 = 𝑘2𝛼𝐹 , 
𝛼𝑃1
𝛼𝑃2
=
𝛼𝑉1
2
𝛼𝑉2
2    
( 15 ) 
This means that the system with the greater 𝛼𝑉 will have a greater power scaling ratio 𝛼𝑃, i.e. after 𝑘-
scaling it will consume a greater proportion of power compared to before scaling, for a smaller power 
saving. The conclusion here is therefore the smaller 𝛼𝑉 is, the better.  
This observation was verified through studying the A15 vs A7 experimental data. Both core blocks allow 
scaling from 1400MHz down to 800MHz, but A7 gives a smaller 𝛼𝑉  (0.815 vs 0.881). The power 
advantage of this predicted by ( 15 ) is confirmed approximately from the experimental data with an 
error of 6%.  
Combining the findings from these investigations, considering only switching power and ideal scaling, 
from the point of view of extracting either power or performance benefits from 𝑘-scaling, scaling 
should be done to a point with as small as possible an 𝛼𝑉 and as large as possible an 𝛼𝐹. The latter 
requirement means we should always scale along the TRL for any given system.   
5.6 Non-ideal scaling and heterogeneity 
In an ideal scaling scenario, 𝜃𝑘  =  𝑘𝜃, but in real-world scenarios this is almost never the case. A 
software execution may not be entirely parallelizable and many-core hardware may suffer from a 
number of bottlenecks, most notably shared memory and communication overheads.  
The actual throughput can be found using a speed-up function as shown below: 
 𝜃𝑘  =  𝑆(𝑘)𝜃.   ( 16 ) 
Substituting ( 16 ) for 𝜃 into the ideal scaling equations in the previous sections will expand them to 
cover general cases of execution.  
 There are a number of known models for 𝑆(𝑘) [3], shown in Figure 4. Amdahl's Law computes the 
speed-up with k cores assuming a fixed-size workload. Parallelization factor 𝑝 is the fraction of the 
workload executed in parallel; 𝑝 = 1 is the ideal scaling case. The law is famous for predicting that 
even a small drop in 𝑝 causes the throughput to quickly saturate [3]. 
 
 
Benchmarks  blackscholes freqmine bodytrack streamcluster raytrace 
p 0.7817 0.9202 0.9407 0.9857 0.9863   
R-Squared 0.9986 0.9344 0.9407 0.9923 0.9457 
Figure 4 At the top, non-ideal scaling models. At the bottom,  the results of finding 𝑝 for a number of benchmarks 
from the Parsec and Splash-2 suites running on an Intel Xeon Phi E5-2650 v1 platform. The values are obtained 
from experimental data using curve-fitting in Matlab showing reasonable R-Squared metrics. 
Gustafson's model argues, however, that it is possible to scale the speedup linearly if the workload size 
can be increased with the number of cores, increasing the parallelizable portion while keeping the 
sequential portion the same [3].  Sun and Ni expand this idea towards a general metric 𝑔(𝑘), showing 
how the memory requirement of an algorithm scales relative to the computation requirement, and 
confirm that for 𝑔(𝑘)  ≥  𝑘 it is possible to achieve linear or better-than-linear many-core scaling [3]. 
Ideally, the parallelization factor 𝑝 should be a property of the algorithm. However, real-life devices 
also affect 𝑝  due to hardware-specific critical sections. Performance profiling can be used to 
characterize non-ideal scaling (Figure 4).  
For systems with heterogeneous computation units (e.g. ARM big.LITTLE with different core types), 𝑘-
scaling becomes a multi-dimensional optimisation with vector 𝐾 = 〈𝑘1, ⋯ , 𝑘𝑋〉 for 𝑋 types of cores [3]. 
6 Interplay Exploration Tool 
The interplay models presented in the previous sections led to the development of an analysis tool 
useful for reasoning in the ROR. 
6.1 Idle power consideration 
In real systems, the power budget is usually required to cover not only switching power but also 
leakage power. To complicate the issue, not all switching in a system is attributable to any particular 
computation we want to study (e.g. the power used by an operating system that stays relatively 
constant whichever application computation is executed). It is sometimes more convenient to group 
leakage power and any extra switching power not directly related to the computation into the notion 
of ‘idle power’, which affects the power budget as shown in the top-left of Figure 5. In this view, we 
have  
𝑃 = 𝑃c𝑘 + 𝑃𝑖    ( 17 ) 
where 𝑃c is the power used for computation by a single core and 𝑃𝑖 is the system idle power. 𝑃c and 𝑃𝑖 
can be obtained through the curve-fitting of experimental data. 
6.2 Tool description  
Scaling and bi-normalized analytical models that include 𝑃c and 𝑃𝑖 can be derived in a similar manner 
to Section 5, however they tend to be very large and impractical. A practical solution is to solve the 
problem of optimal operating point using discrete numerical solutions, e.g. searching through a limited 
number of fixed DVFS points and integer 𝑘 values. This method is implemented in a software tool. 
This tool is equipped with experimentally measured data from the platforms mentioned in Section 5.2. 
In addition, there is an option for the user to provide their own data in CSV format. 
The tool can plot the data in 𝜃-𝑉 space and find the solution to one of the following problems: 
 For the user-specified 𝜃𝑘, find 𝑘, 𝑉𝑘 and 𝐹𝑘 such that 𝑃𝑘 is minimal while the total throughput 
still satisfies 𝜃𝑘. 
 For the user-specified 𝑃max, find 𝑘, 𝑉𝑘 and 𝐹𝑘  such that 𝜃𝑘 is maximized while the total power 
stays under 𝑃max. 
The tool supports the three models of non-ideal scaling (Section 5.6) and also allows the tweaking of 
all relevant parameters such as the parallelization factor. 
 Figure 5 On the top-left, the influence of idle power on the total power budget with data collected from the 
ARM A15 block of a big.LITTLE platform. The top-right is the work flow for using the presented web-based PER 
tool for 𝑘-scaling and DVFS exploration and a screenshot of the tool can be found at the bottom. The tool is 
available at http://async.org.uk/prime/PER/per.html.  
7 Conclusions 
A method of exploring the effectiveness of DVFS and parallelization of systems in the bi-normalized 
ROR is proposed. The derived metric 𝜂 can be used to compare proportional improvements of power, 
throughput and power-normalized throughput from a knowledge of scaling ratios. This bypasses the 
challenges posed by the very difficult task of modeling power and performance behaviors of systems 
in the general, execution-independent sense. However, execution-dependent studies are also possible 
with this method. The analytical metric is suitable in the range of voltages dominated by switching 
power where most commercial systems operate and provide quantitative insights into important 
design metrics such as IPS/W. The leakage power is then considered in a Web-based 
DVFS/parallelization scaling tool (called PER) that implements a numeric solution to the method and 
allows for the exploration of throughput, power and reliability interplay as well as parallelization 
scaling. Wide-ranging experiments with real systems are used to demonstrate the method. 
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